PHASE DETECTOR AND METHOD HAVING HYSTERESIS CHARACTERISTICS

TECHNICAL FIELD

[001] This invention relates to closed-loop clock generating devices and methods, and, more particularly, to a phase detector for use in a delay-lock loop that may be advantageously used in a memory device..

BACKGROUND OF THE INVENTION

Phase detectors, which determine the difference in phase between two signals, are used in a variety of circuits. A common use for phase detectors is in closed loop clock generator circuits, such as phase-lock loops and delay-lock loops. A typical delay-lock loop 10 is shown in Figure 1. The delay-lock loop 10 includes a phase detector 14 that receives a reference clock signal CLK_{REF} and a feedback clock signal CLK_{FB}. As explained in greater detail below, the CLK_{FB} signal is derived from a signal generated at the output of the delay-lock loop 10. The delay-lock loop 10 delays the CLK_{REF} signal to produce the output signal by a delay that causes the CLK_{REF} and CLK_{FB} signals to have substantially the same phase.

the phase of the CLK_{FB} signal and generates one of two output signals indicative of the phase difference. More specifically, when the phase CLK_{FB} signal leads the phase of the CLK_{REF} signal, the phase detector generates an INCR signal on line 16 to increase the phase of the CLK_{FB} signal. The phase of the CLK_{FB} signal is increased by increasing the delay of the CLK_{REF} signal that is used to generate the CLK_{FB} signal. Conversely, when the CLK_{FB} signal lags the CLK_{REF} signal, the phase detector generates a DECR signal on line 18 to decrease the phase of

the CLK_{FB} signal. The phase of the CLK_{FB} signal is decreased by decreasing the delay of the CLK_{REF} signal that is used to generate the CLK_{FB} signal.

applied to a delay control circuit 20. The delay control circuit 20 generates delay control signals DELCON_{A-N} that are applied to the control inputs of respective delay cells 24_{A-N}. The delay cells 24_{A-N} are coupled in series with each other from a first delay cell 24_A to a last delay cell 24_N. The first delay cell 24_A receives the CLK_{REF} signal and delays it by the number of delay cells 24_{A-N} that are enabled by the respective DELCON signals. If a delay cell 24 is not enabled, it simply passes the signal applied to its input directly to its output without any appreciable delay of the input signal. The final delay cell 24N generates an output clock signal CLK_{OUT}, which is also used as the CLK_{FB} signal.

In operation, any difference in the phases of the CLK_{REF} and CLK_{FB} signals causes the phase detector 14 to output either a DECR or INCR signal that caused the delay control circuit 20 to alter the number of delay cells 24 that are enabled and hence the delay of the CLK_{OUT} signal relative to the CLK_{REF} signal. More specifically, if the CLK_{FB} signal lags the CLK_{REF} signal, the phase detector 14 generates a DECR signal to reduce the number of enabled delay cells 24, thereby decreasing the phase of the CLK_{FB} signal. Conversely, if the CLK_{FB} signal leads the CLK_{REF} signal, the phase detector 14 generates an INCR signal to increase the number of enabled delay cells 24, thereby increasing the phase of the CLK_{FB} signal.

as the CLK_{OUT} signal, in practice the CLK_{FB} signal is often taken from a clock tree through which the CLK_{OUT} is coupled. For example, as explained in greater below, the CLK_{OUT} signal may be coupled to an output latch (not shown) of a memory device. The output latch couples a data signal to an externally accessible terminal responsive to a transition of the CLK_{OUT} signal. However, the CLK_{OUT} signal may be delayed as it is coupled to the output latch. By using the clock input of the data latch as the circuit node at which the CLK_{FB} signal is derived,

the coupling of data signals to the externally accessible terminal can be synchronized to an externally received CLK_{REF} signal.

by the delay control circuit 20 is an analog signal or a set of digital signals that controls the magnitude delay of each of the delay cells 24_{A-N} rather than the number of delay cells 24_{A-N} that are enabled. The delay of each of the delay cells 24_{A-N} is typically incrementally increased or decreased responsive to the respective INCR or DECR signals generated by the phase detector 14.

detector is a phase-lock loop. A typical phase-lock loop 30 is shown in Figure 2. The phase-lock loop 30 includes the phase detector 14 used in the delay-lock loop of Figure 1, and it operates on CLK_{REF} and CLK_{FB} signals in the same manner as described above. The INCR and DECR signals from the phase detector 14 are coupled to a frequency control circuit 34 that generates a frequency control signal FREQCON, which may be either an analog signal or a set of digital signals. The FREQCON signal is applied to a control input of a voltage-controlled oscillator 38, which generates an output clock signal CLK_{OUT} having a frequency that is determined by the magnitude of the FREQCON signal. The CLK_{OUT} signal is again used as the CLK_{FB} signal that is applied to the phase detector 14.

In operation, any difference in the phases of the CLK_{REF} and CLK_{FB} signals causes the phase detector 14 to output either an INCR or DECR signal that caused the frequency control circuit 34 to alter the frequency of the CLK_{OUT} signal generated by the voltage-controlled oscillator 38. If the CLK_{FB} signal lags the CLK_{REF} signal, the phase detector 14 generates a DECR signal to cause the voltage-controlled oscillator 38 to decrease the period of the CLK_{FB} signal. As a result, the phase of the CLK_{FB} signal is increased so that it's phase is closer to the phase of the CLK_{REF} signal. Conversely, If the CLK_{FB} signal leads the CLK_{REF} signal, the phase detector 14 generates an INCR signal to cause the voltage-controlled oscillator 38 to increase the period of the CLK_{FB} signal. As a result, the phase of the CLK_{FB} signal decreases to be closer to the phase of the CLK_{REF} signal.

- [010] Typical phase-lock loops often include components in addition to the phase detector 14 and voltage-controlled oscillator 38, such as a loop amplifier (not shown) to increase the gain of the feedback loop, and a loop filter (not shown) to filter out any high frequency components in the signal controlling the voltage-controlled oscillator 38 and to control the dynamics of the loop.
- or phase-lock loop, including the delay-lock loop 10 of Figure 1 and the phase-lock loop 30 of Figure 2 is shown in Figure 3. The phase detector 40 includes a first NAND gate 42 that receives the CLK_{REF} signal, and a second NAND gate 44 that receives the CLK_{FB} signal. Both of these NAND gates 42, 44 are enabled by their other inputs being coupled to a supply voltage V_{CC}. The output of each of the NAND gates 42, 44 is coupled to an input of a respective NAND gate 46, 48 through respective inverters 50, 52. The NAND gates 46, 48 are coupled to each other to form a flip-flop 56, which is reset by a low applied to the inputs of both NAND gate 48 and NAND gate 46 and set by the first high-going transition applied to the inputs of the NAND gates 48 and 46. As explained below, the flip-flop 56 functions as a comparator to compare the phase of the CLK_{REF} signal to the phase of the CLK_{FB} signal.
- that functions as a signal generator to generate either the INCR signal or the DECR signal. As explained in greater detail below, the output circuit 60 generates an active high INCR signal when the output of the NAND gate 48 transitions low. Similarly, the output circuit 60 also generates an active high DECR signal when the output of the NAND gate 46 transitions low. The output circuit 60 includes a first PMOS transistor 62 and a first NMOS transistor 64 coupled in series between the output of the NAND gate 46 and ground. The gates of the transistors 62, 64 are coupled to the output of the NAND gate 48, the input of INV gate 102 is coupled to the drains of the transistors 62, 64. The output circuit also includes a second PMOS transistor 66 and a second NMOS transistor 68 coupled in series between the output of the NAND gate 48 and ground. The

gates of the transistors 66, 68 are coupled to the output of the NAND gate 46, and the input of INV gate 124 is coupled to the drains of the transistors 66, 68.

When the output of the NAND gate 48 is low, the output of the [013] NAND gate 46 will be high. The low at the output of the NAND gate 48 turns ON the PMOS transistor 62 and turns OFF the NMOS transistor 64, thereby coupling the high at the output of the NAND gate 46 to the input of INV gate 102. At the same time, the high at the output of the NAND gate 46 turns ON the NMOS transistor 68 to hold the input to INV gate 124 low. In the same manner, when the output of the NAND gate 46 is low, the output of the NAND gate 48 will be high. The low at the output of the NAND gate 46 turns ON the PMOS transistor 66 and turns OFF the NMOS transistor 68, thereby coupling the high at the output of the NAND gate 48 to the input of INV gate 124. The high at the output of the NAND gate 48 also turns ON the NMOS transistor 64 to hold the input to INV gate 102 low. During reset, when both of the NAND gates 46, 48 simultaneously receive a low at their respective inputs, the outputs of both NAND gates 46, 48 will be high. In such case, the high at the output of the NAND gate 46 will turn OFF the PMOS transistor 66 and turn ON the NMOS transistor 68, thereby holding the input of INV gate 124 low. Similarly, the high at the output of the NAND gate 48 will turn OFF the PMOS transistor 62 and turn ON the NMOS transistor 64, thereby holding the inut of INV gate 102 low.

NAND gate 100. The NAND gate 100 also receives the CLK_{REF} signal after being coupled through a pair of inverters 106, 108, and the CLK_{FB} signal after being coupled through a pair of inverters 110, 112. In a similar manner, the signal F is coupled through a pair of inverters 116, 118 to a second NAND gate 120. The NAND gate 120 also receives the CLK_{REF} signal coupled through the inverters 104, 108, and it also receives the CLK_{FB} signal coupled through the inverters 110, 112.

[015] The overall operation of the phase detector 40 will now be explained with reference to the timing diagrams shown in Figures 4 and 5 in which the signals "A"-"D" are present at the correspondingly marked nodes of the

phase detector 40 as shown in Figure 3, "A" is the CLK_{REF} signal, and "B" is the CLK_{FB} signal. With reference, first, to Figure 4 in which the CLK_{FB} signal lags the CLK_{REF} signal, just prior to time t₀, both "A" and "B" are low, thereby making both "C" and "D" high. As a result, the output circuit 60 holds both E and F low. At time t₀, "A" transitions high so that the NAND gate 46 receives that high as well as the high "D" signal, thereby causing the signal "C" at the output of the NAND gate 46 to transition low. The low "C" signal causes the "D" signal at the output of the NAND gate 48 to remain high after t₁ when the signal "B" transitions high. The low "C" signal causes the output circuit 60 to couple the high at the output of the NAND gate 48 to line 18 to generate an active high F signal while the E signal is low. The NAND gate 100 will cause the INCR signal to be active high only if all of its inputs are high. However, as is apparent from Figure 4, there is no time where the signal E, CLK_{REF}, and CLK_{FB} are all high. Therefore, the INCR signal remains inactive low. Signal F is applied to the NAND gate 120 along with the CLK_{REF} and CLK_{FB} signals. From Figure 4 it can be seen that the signals F, CLK_{REF}, and CLK_{FB} are all high for a period of time, thereby causing the DECR signal to go high. Therefore, when the CLK_{REF} signal leads the CLK_{FB} signal a DECR signal is generated. At time t₂, the signal "A" transitions low, thereby causing the signal "C" at the output of the NAND gate 46 to transition high. The NAND gate 48 then receives the high "B" signal and the high "C" signal, so that the "D" signal at the output of the NAND gate 48 transitions low. The low "D" signal causes the output circuit 60 to couple the high "C" signal to line 16, thereby producing an active high E signal. The high "C" signal as well as the low "D" signal cause the F signal to remain low during this time. However, since CLK_{REF}, and CLK_{FB} are not both high, the outputs of NAND 100 and NAND 120 are held high, resulting in DECR and INCR being held low during this period. At t₃, the "B" signal transitions low, thereby causing the "D" signal to transition high. Since the low "A" signal also causes the "C" signal to be high, the output circuit 60 holds both the E and F signals low, and hence the INCR and DECR signals are both low. At time t₄, the operation repeats the operation explained above starting at time t₀.

[016] The operation of the phase detector 40 for the CLK_{FB} signal leading the CLK_{REF} signal will now be explained with reference to Figure 5. Just prior to time t₀, both "A" and "B" are low, thereby making both "C" and "D" high. As a result, the output circuit 60 holds both E and F low. At time to, signal "B" transitions high so that the NAND gate 48 receives that high as well as the high "C" signal, thereby causing the signal "D" at the output of the NAND gate 48 to transition low. The low "D" signal causes the "C" signal at the output of the NAND gate 46 to remain high after t₁ when the signal "A" transitions high. The low "D" signal causes the output circuit 60 to couple the high at the output of the NAND gate 46 to line 16 to generate an active high E signal while the F signal is held low. The NAND gate 120 will cause the DECR signal to be active high only if all of its inputs are high. However, as is apparent from Figure 5, there is no time where the signals "F", CLK_{REF}, and CLK_{FB} are all high at the same time. Therefore, the DECR signal remains inactive low. Similarly, the signal "E" is applied to the NAND gate 100 along with the CLK_{REF} and CLK_{FB} signals. From Figure 5 it can be seen that the signals "E", CLK_{REF}, and CLK_{FB} are all high for a period of time, thereby causing the INCR signal to go high. Therefore, when the CLK_{FB} signal leads the CLK_{REF} signal, an INCR signal is generated. At time t₂, the signal "B" transitions low, thereby causing the signal "D" at the output of the NAND gate 48 to transition high. The NAND gate 46 then receives the high "A" signal and the high "D" signal, so that the "C" signal at the output of the NAND gate 46 transitions low. The low "C" signal causes the output circuit-60 to couple the high "D" signal to line 18, thereby producing an active high F signal. The high "D" signal as well as the low "C" signal cause the E signal to remain low during this time. However, since CLK_{REF} and CLK_{FB} are not both high, the outputs of NAND gate 120 and NAND gate 100 are held high, resulting in DECR and INCR being held low during this period. At t3, the "A" signal transitions low, thereby causing the "C" signal to transition high. Since the low "B" signal also causes the "D" signal to be high, the output circuit 60 holds both the E and F signals low, and hence the INCR and DECR signals are both held low. At time t₄, the operation repeats the operation explained above starting at time t₀.

- comparing Figures 4 and 5, it can be seen that, when the CLK_{FB} signal lags the CLK_{REF} signal as shown in Figure 4, the DECR signal is active high. As a result, the phase of the CLK_{FB} signal will be decreased toward the phase of the phase of the CLK_{REF} signal. When the CLK_{FB} signal leads the CLK_{REF} signal as shown in Figure 4, the INCR signal is active high. As a result, the phase of the CLK_{FB} signal will be increased toward the phase of the phase of the CLK_{REF} signal.
- Although the phase detector 40 can provide adequate control of the phase of the CLK signal in many instances, it has the sometimes serious disadvantage of producing a great deal of "phase jitter." Phase jitter is a term referring to high frequency variations in the phase of a periodic signal, such as the CLK_{OUT} signal produced by a closed-loop clock generator circuit. Phase jitter can have several different causes. For example, in a phase-lock loop phase jitter can result from high frequency components in an error signal that is produced by a phase detector and not adequately attenuated by a loop filter. Phase jitter can be produced in the delay lock loop 10 of Figure 1 and in the phase-lock loop 30 of Figure 2, as well as in similar closed-loop circuits, because of the characteristics of the phase detector 14 used in those circuits, such as the phase detector 40 shown in Figure 3.
- The phase detector 40 will produce phase jitter any time the increase or decrease in the phase of the CLK_{OUT} signal resulting from the INCR or DECR signal, respectively, is greater than the phase difference between the CLK_{REF} and CLK_{FB} signal that resulted in the INCR or DECR signal being generated. From the point of view of time delays rather than phase differences, clock jitter will occur any time the increase or decrease in the delay of the CLK_{OUT} signal resulting from the INCR or DECR signal, respectively, is greater than the difference in time between a transition of the CLK_{REF} and a corresponding transition of the CLK_{FB} signal that resulted in the INCR or DECR signal being generated. For example, if the CLK_{FB} signal lags CLK_{REF} the signal by 25 picoseconds ("ps"), the phase detector 14 will produce an DECR signal to reduce the phase or delay time of the CLK_{FB} signal. If the minimum increment in

the delay time of the delay-lock loop 10 or phase-lock loop 30 is 50ps, the DECR signal will cause the timing of the CLK_{OUT} signal to be reduced by 50ps. On the next transition of the CLK_{REF} signal, the CLK_{FB} signal will now lead the CLK_{REF} signal by 25 ps (i.e., the original 25 ps lead minus the 50ps adjustment). As a result, the phase detector 14 will produce an INCR signal, which will cause the timing of the CLK_{FB} signal to be increased by 50ps thereby causing the CLK_{FB} to again lag the CLK_{REF} signal by 25ps. The phase or timing of the CLK_{OUT} and CLK_{FB} signals will continue to jump back and forth by 50ps in this manner. This type of phase jitter will occur with any "arbiter" phase detector that, like the phase detector 14, produces an output signal based on whether the CLK_{REF} signal leads or lags the CLK_{FB} signal. The phase jitter that is present on the CLK_{OUT} signal can greatly reduce the ability of the CLK_{OUT} signal to be used for various purposes. For example, using the CLK_{OUT} signal to clock read data signals out of a memory device will cause the read data signals to have a great deal of phase jitter, thereby making it more difficult to capture the read data signals at a memory controller or other device. This problem can be particularly severe at higher clock speeds where the period of time that data signals are valid becomes increasingly small.

[020] There is therefore a need for a phase detector that can be used in a closed-loop clock generating circuit that does not inherently cause the closed-loop clock generating circuit to produce a CLK_{OUT} signal having continuous phase jitter.

SUMMARY OF THE INVENTION

[021] A phase detector generating either a first control signal or a second control signal responsive to a difference in phase between a reference clock signal and a feedback clock signal. The phase detector includes a signal comparator that compares the phase of the feedback clock signal to the phase of the reference clock signal. Based on this comparison, a signal generator generates the first control signal when the phase of the feedback clock signal is greater than the phase of the reference clock signal by at least a first phase difference, and it

generates the second control when the phase of the feedback clock signal is less than the phase of the reference clock signal by at least a second phase difference. When the phase of the feedback clock signal is in a "deadband" in which it is greater than the phase of the reference clock signal by less than the first phase difference or less than the phase of the reference clock signal by less than the second phase difference, neither the first control signal nor the second control signal is generated. The phase detector can advantageously be used in a closed-loop signal generating circuit, such as a delay-lock loop.

BRIEF DESCRIPTION OF THE DRAWINGS

- [022] Figure 1 is a block diagram of a conventional delay-lock loop using a conventional arbiter phase detector.
- [023] Figure 2 is a block diagram of a conventional phase-lock loop using a conventional arbiter phase detector.
- [024] Figure 3 is a block diagram of a conventional arbiter phase detector of the type used in the closed-loop circuits of Figures 1 and 2.
- [025] Figure 4 is a timing diagram showing various signals in the phase detector of Figure 3 in a situation where a CLK_{REF} signal leads a CLK_{FB} signal.
- [026] Figure 5 is a timing diagram showing various signals in the phase detector of Figure 3 in a situation where a CLK_{REF} signal lags a CLK_{FB} signal.
- [027] Figure 6 is a block diagram of an arbiter phase detector according to one embodiment of the invention, which may be used in the closed-loop circuits of Figures 1 and 2.
- [028] Figure 7 is a schematic diagram showing the operating characteristics of the phase detector of Figure 6.
- [029] Figure 8 is a block diagram of one embodiment of the arbiter phase detector of Figure 6.
- [030] Figure 9 is a timing diagram showing various signals in the phase detector of Figure 8 in a situation where a CLK_{FB} signal slightly leads a CLK_{REF} signal.

- [031] Figure 10 is a timing diagram showing various signals in the phase detector of Figure 8 in a situation where a CLK_{FB} signal slightly lags a CLK_{REF} signal.
- [032] Figure 11 is a timing diagram showing various signals in the phase detector of Figure 8 in a situation where a CLK_{FB} signal greatly leads a CLK_{REF} signal.
- [033] Figure 12 is a timing diagram showing various signals in the phase detector of Figure 8 in a situation where a CLK_{FB} signal greatly lags a CLK_{REF} signal.
- [034] Figure 13 is a block diagram of a memory device using a closed-loop clock generating circuit that includes the phase detector of Figure 8 or some other embodiment of the invention.
- [035] Figure 14 is a block diagram of a computer system using the memory device of Figure 13.

DETAILED DESCRIPTION

An arbiter phase detector 70 according to one embodiment of the [036] invention is shown in Figure 6, and the operating characteristics of the phase detector 70 are shown in Figure 7. Figure 7 shows various phases of the CLK_{FB} signal in dotted limes relative to the CLK_{REF} signal. More specifically, the CLK_{FB} signal 72 is shown leading the CLK_{REF} signal 74 by a first delay value DEL₁, and the CLK_{FB} signal 76 is shown lagging the CLK_{REF} value by a second value DEL₂. When the CLK_{FB} signal leads the CLK_{REF} signal by more than the delay value DEL₁, the phase detector 70 generates an INCR signal. When the phase detector 70 is used in a delay-lock loop, phase-lock loop or other closedloop circuit, the INCR signal causes the delay of the CLK_{FB} signal to be increased so that the phase difference between the CLK_{FB} signal and the CLK_{REF} signal decreases. When the CLK_{FB} signal lags the CLK_{REF} signal by more than the delay value DEL₂, the phase detector 70 generates a DECR signal. The DECR signal causes the delay of the CLKFB signal to be decreased so that the phase difference between the CLK_{FB} signal and the CLK_{REF} signal decreases.

Significantly, when the CLK_{FB} signal leads the CLK_{REF} signal by less than the first delay value DEL₁ or lags the CLK_{REF} signal by less that the second delay value DEL₂, neither the INCR signal nor the DECR signal is generated.

[037] The delay values DEL₁ and DEL₂ are preferably but not necessarily equal to each other. However, when the phase detector 70 is used in a delay-lock loop, phase-lock loop or other closed-loop circuit, the sum of the delay values DEL₁ and DEL₂ should be greater than any change in the delay of the CLK_{FB} signal resulting from the INCR or DECR signal, respectively. As a result, if the CLK_{FB} signal leads the CLK_{REF} signal by more than the delay value DEL₁, the INCR signal generated by the phase detector 70 will not cause an increase in the delay of the CLK_{FB} signal to such an extent that the CLK_{FB} signal then lags the CLK_{REF} signal by more than the delay value DEL₂. Similarly, if the CLK_{FB} signal lags the CLK_{REF} signal by more than the delay value DEL₂, the DECR signal generated by the phase detector 70 will not cause an decrease in the delay of the CLK_{FB} signal to such an extent that the CLK_{FB} signal then leads the CLK_{REF} signal by more than the delay value DEL₁. If the sum of the delay values DEL₁ and DEL₂ was not greater than any change in the delay of the CLK_{FB} signal resulting from the INCR or DECR signal, respectively, the phase detector 70 could continuously cause phase jitter for the previously explained reasons.

according to the present invention is shown in Figure 8. The phase detector 80 includes two of the phase detectors 40 shown in Figure 3, which are designated 40a and 40b in Figure 8. However, instead of receiving the CLK_{REF} signal, the NAND gate 42 of the phase detector 40a receives the CLK_{REF} signal through a delay circuit 84. The delay circuit 84 delays the CLK_{REF} signal by a first relatively short delay value S-DEL. The NAND gate 42 of the phase detector 40b receives the CLK_{REF} signal through a delay circuit 88, which delays the CLK_{REF} signal by a first relatively long delay value L-DEL.

[039] Similarly, the NAND gate 44 of the phase detector 40a receives the CLK_{FB} signal through a delay circuit 90, which delays the CLK_{FB} signal by the first relatively long delay value L-DEL. The NAND gate 44 of the phase detector

40b receives the CLK_{FB} signal through a delay circuit 92, which delays the CLK_{FB} signal by the first relatively short delay value S-DEL.

- The signal E is coupled through a pair of inverters 96, 98 to a NAND gate 100. The NAND gate 100 also receives the signal E₂ from the phase detector 40b after being coupled through a pair of inverters 102, 104. Finally, the NAND gate 100 receives the CLK_{REF} signal after being coupled through a pair of inverters 106, 108, and the CLK_{FB} signal after being coupled through a pair of inverters 110, 112. In a similar manner, the signal F₁ is coupled from the phase detector 40a through a pair of inverters 116, 118 to a second NAND gate 120. The NAND gate 120 also receives the signal F₂ from the phase detector 40b through a pair of inverters 124, 126. Finally, the NAND gate 120 receives the CLK_{REF} signal coupled through the inverters 104, 108, and it also receives the CLK_{FB} signal coupled through the inverters 110, 112.
- [041] An output of the NAND gate 100 is coupled through an inverter 130 to provide the INCR signal, and an output of the NAND gate 120 is coupled through an inverter 134 to provide the DECR signal.
- The operation of the phase detector 80 of Figure 8 will now be explained with reference to the timing diagrams of Figures 9-12. With reference, first, to Figure 9, the CLK_{FB} signal is shown as leading the CLK_{REF} signal by a relatively short delay period. The signal "CLK_{REF}+D" is the CLK_{REF} signal after being delayed by the L-DEL value, and the signal "CLK_{FB}+D" is the CLK_{FB} signal after being delayed by the L-DEL value. The signals "E" and "F" are taken at the outputs of the phase detectors 40a, 40b. As shown in Figure 9, it is assumed that the delay value S-DEL of the delay circuits 84, 92 is infinitesimal, and the delay value L-DEL of the delay circuits 90, 88 is about 1/4 of the period of the CLK_{REF} signal. However, other values for S-DEL and L-DEL may, of course, be used.
- [043] With reference back to Figure 4, it can be seen that the signal "E" at the output of the phase detector 40 has a rising edge coincident with the falling edge of the signal "A" at the input to the NAND gate 42 when the signal "A" leads the signal "B". With reference to Figure 9, in the same manner, when the

signal CLK_{REF} applied to the NAND gate 42 of the phase detector 40a leads the signal CLK_{FB}+D applied to the NAND gate 44 in the phase detector 40a, the signal "E" at the output of the phase detector 40a has a rising edge coincident with the falling edge of the CLK_{REF} signal at the input to the NAND gate 42. Further, as shown in Figure 4, the signal "E" at the output of the phase detector 40 has a falling edge that is coincident with falling edge of the signal "B" at the input to the NAND gate 44 when the signal "A" leads the signal "B". With reference to Figure 9, in the same manner, the signal "E" at the output of the phase detector 40a has a falling edge coincident with the falling edge of the CLK_{FB}+D signal at the input to the NAND gate 44. The signal "E" at the output of the phase detector 40a is thus as shown in Figure 9.

[044] With reference, again, to Figure 4, the signal "F" has rising and falling edges that are coincident with the rising and falling edges of the signal "A" at the input to the NAND gate 42. In the same manner, the signal "F" at the output of the phase detector 40a has rising and falling edges that are coincident with the rising and falling edges of the CLK_{REF} signal as shown in Figure 9.

[045] With reference to Figure 5, it can be seen that the signal "E" at the output of the phase detector 40 has rising and falling edges that are coincident with the rising and falling edges of the signal "B" at the input to the NAND gate 44 when the signal "A" lags the signal "B". In the same manner, the signal "F" at the output of the phase detector 40b has rising and falling edges that are coincident with the rising and falling edges of the CLK_{FB} signal as shown in Figure 9. With reference back to Figure 5, it can be seen that the signal F at the output of the phase detector 40 has a rising edge coincident with the falling edge of the signal "B" at the input to the NAND gate 44. With reference to Figure 9, in the same manner, when the CLK_{FB} signal applied to the NAND gate 44 of the phase detector 40a leads the signal CLK_{REF}+D applied to the NAND gate 42 in the phase detector 40a, the signal "F" at the output of the phase detector 40b has a rising edge coincident with the falling edge of the CLK_{FB} signal at the input to the NAND gate 44. Further, as shown in Figure 4, the signal "F" at the output of the phase detector 40 has a falling edge that is coincident with falling edge of the signal "A" at the input to the NAND gate 42. With reference to Figure 9, in the same manner, the signal "F" at the output of the phase detector 40b has a falling edge coincident with the falling edge of the CLK_{REF}+D signal at the input to the NAND gate 42. The signal "F" at the output of the phase detector 40b is thus as shown in Figure 9.

As explained above, the signals "E" at the outputs of the phase [046] detectors 40a,b are applied to the NAND gate 100 along with the CLK_{REF} and CLK_{FB} signals coupled through the inverters 106, 108 and 110, 112 respectively. The NAND gate 100 will cause the INCR signal to be active high only if all of its inputs are high. However, as is apparent from Figure 9, there is no time where the signals "E" at the outputs of the phase detectors 40a,b are both high. Therefore, the INCR signal remains inactive low. Similarly, the signals "F" at the outputs of the phase detectors 40a,b are applied to the NAND gate 120 along with the CLK_{REF} and CLK_{FB} signals. From Figure 9 it can be seen that the signals "F" at the outputs of the phase detectors 40a,b are both high only during a short period following each rising edge of the "F" signal from the phase detector 40b. However, during this period, the CLK_{FB} signal is low, thereby causing the DECR signal to remain low. Therefore, when the CLK_{FB} signal leads the CLK_{REF} signal by a short delay period, neither the INCR signal nor the DECR signal is generated.

The operation of the phase detector 80 of Figure 8 for a situation where the CLK_{FB} signal lags the CLK_{REF} signal by a relatively short delay period is shown in Figure 10, and can be explained with reference to Figures 4 and 5 in the same manner that the operation for the CLK_{FB} signal leading the CLK_{REF} signal by a relatively short delay period was explained. With reference to Figure 10, for the phase detector 40a, the CLK_{FB}+D signal applied to the NAND gate 44 will lag the CLK_{REF} signal by even a greater delay than the CLK_{FB} signal already lags the CLK_{REF} signal. The signals "E" and "F" at the output of the phase detector 40a will thus have the same characteristics as shown in Figure 4. More specifically, the signal "E" will have a rising edge that is coincident with the falling edge of the CLK_{REF} signal applied to the NAND gate 42 and a falling

edge that is coincident with the falling edge of the CLK_{FB}+D signal applied to the NAND gate 44. However, for the phase detector 40b, the CLK_{REF} signal, which leads the CLK_{FB} signal, is delayed by the delay circuit 88 to such an extent that the CLK_{REF}+D signal applied to the NAND gate 42 lags the CLK_{FB} signal applied to the NAND gate 44. As a result, the timing diagram shown in Figure 5 shows the timing relationships present in the phase detector 40b. More specifically, the signal "E" of the phase detector 40b is coincident with the CLK_{FB} signal applied to the NAND gate 44, as shown in Figure 10. With further reference to Figure 5, the signal "F" of the phase detector 40b has a rising edge that is coincident with the falling edge of the CLK_{REF} signal applied to the NAND gate 44, and a falling edge that is coincident with the falling edge of the CLK_{REF}+D signal applied to the NAND gate 42, as shown in Figure 10.

high INCR signal to be generated unless the "E" signals from both phase detectors 40a,b, as well as the CLK_{REF} and CLK_{FB} signals, are all high. Although the "E" signals from the phase detectors 40a,b are both high for a short period after the rising edge of the "E" signal from the phase detector 40a, the CLK_{REF} signal is low during this time, thereby holding the INCR signal inactive low. Similarly, the NAND gate 120 does not cause an active high DECR signal to be generated unless the "F" signals from both phase detectors 40a,b, as well as the CLK_{REF} and CLK_{FB} signals, are all high. However, the "F" signals from both phase detectors 40a,b are never high at the same time. Therefore, the DECR signal is maintained inactive low. Therefore, when the CLK_{FB} signal lags the CLK_{REF} signal by a short delay period, neither the INCR signal nor the DECR signal is generated.

of the CLK_{FB} signal differs from the phase of the CLK_{REF} signal by a relatively long delay period can be analyzed using the same methodology used to perform the analysis for relatively short delay periods. For the CLK_{FB} signal greatly leading the CLK_{REF} signal as shown in Figure 11, the delay of the CLK_{FB} signal coupled through the delay circuit 90 is not sufficient to cause the CLK_{FB}+D signal

applied to the NAND gate 44 to lag the CLK_{REF} signal applied to the input of the NAND gate 42 for the phase detector 40a. As a result, the CLK_{FB}+D signal applied to the NAND gate 44 leads the CLK_{REF} signal applied to the input of the NAND gate 42 for the phase detector 40a. Therefore, the "E" and "F" signals from the phase detector 40a have the same characteristics as when the CLK_{FB} signal leads the CLK_{REF} signal as shown in Figure 5. The "E" signal is thus the same as the CLK_{FB}+D signal applied to the NAND gate 44 for the phase detector 40a. The "F" signal has a rising edge that coincides with the falling edge of the CLK_{FB}+D signal applied to the NAND gate 44, and a falling edge that coincides with the falling edge of the CLK_{REF} signal applied to the AND gate 42, as shown in Figure 11.

For the phase detector 40b, the CLK_{REF}+D signal applied to the NAND gate 42 leads the CLK_{FB} signal applied to the NAND gate 44. The "E" and "F" signals therefore have characteristics that are similar to the characteristics of the "E" and "F" signals shown in Figure 4 in which the CLK_{REF} signal leads the CLK_{FB} signal. As a result, the "E" signal has a rising edge that coincides with the falling edge of the CLK_{REF}+D signal applied to the NAND gate 42, and a falling edge that coincides with the falling edge of CLK_{FB} signal applied to the NAND gate 44, as shown in Figure 11. As in Figure 4, the "F" signal is identical to the signal applied to the NAND gate 42, which, in the phase detector 40b, is the CLK_{REF}+D signal.

both phase detectors 40a are high as long as the CLK_{REF} signal and the CLK_{FB} signal are also high. The "E" signals are both high from the rising edge of the "E" signal from the phase detector 40a until the falling edge of the "E" signal from the phase detector 40b. However, the CLK_{REF} signal is low for the first half of this period. Therefore, the INCR signal does not transition high until the rising edge of the CLKR_{FB} signal, as shown in Figure 11. The times when the "F" signal from the phase detector 40a is high never coincides with the times when the "F" signal from the phase detector 40b is high. Therefore, the DECR signal is never active high.

- Finally, the operation of the phase detector 80 of Figure 8 when the [052] CLK_{FB} signal greatly lags the CLK_{REF} signal is shown in Figure 12. For the phase detector 40a, the CLK_{REF} signal applied to the NAND gate 42 lags the CLK_{FB}+D signal applied to the NAND gate 44. The "E" and "F" signals therefore have characteristics that are similar to the characteristics of the "E" and "F" signals shown in Figure 5 in which the CLK_{REF} signal lags the CLK_{FB} signal. As a result, the "E" signal is identical to the signal applied to the NAND gate 42, which, in the phase detector 40a, is the CLK_{FB}+D signal. The "F" signal shown in Figure 5 has a rising edge that coincides with the falling edge of the CLK_{FB} signal applied to the NAND gate 44 and a falling edge that coincides with the falling edge of the CLK_{REF}+D signal applied to the NAND gate 42. In the same manner, the "F" signal of the phase detector 40a has a rising edge that coincides with the falling edge of the CLK_{FB} signal applied to the NAND gate 44 and a falling edge that coincides with the falling edge of the CLK_{REF}+D signal applied to the NAND gate 42, as shown in Figure 12.
- In the phase detector 40b, the CLK_{FB} signal lags the CLK_{REF}+D signal in the same manner that the CLK_{FB} signal lags the CLK_{REF} signal as shown in Figure 4. As a result, the signal "E" from the phase detector 40b has a rising edge that is coincident with the falling edge of the CLKREF+D signal applied to the NAND gate 42 and a falling edge that is coincident with the falling edge of the CLK_{FB} signal applied to the NAND gate 44. Also, the "F" signal is identical to the CLK_{REF}+D signal applied to the NAND gate 42 in the same manner that the "F" signal shown in Figure 4 is identical to the CLK_{REF} signal applied to the NAND gate 44.
- The INCR signal remains inactive low because, during the only time that the "E" signals from both of the phase detectors 40a,b are high, the CLK_{REF} signal is low. However, the "F" signals from the phase detectors 40a,b are both high during times when the CLK_{REF} and CLR_{FB} signals are both high, so that the DECR signal is periodically active high as shown in Figure 12.
- [055] It is this seen that the phase detector 80 of Figure 8 generates either an INCR signal or a DECR signal when the CLK_{FB} signal either lead or lags the

CLK_{REF} by more than a predetermined phase difference. However, neither the INCR signal nor the DECR signal is generated as long as the phase difference between the CLK_{FB} signal and the CLK_{REF} signal is less than the predetermined phase difference.

[056] A phase detector 140 according to various embodiments of the invention can be used in a closed loop clock generator circuit 144 to generate a read data strobe in the memory device shown in Figure 13. With reference to Figure 13, a synchronous dynamic random access memory ("SDRAM") 200 includes a command decoder 204 that controls the operation of the SDRAM 200 responsive to high-level command signals received on a control bus 206 and coupled thorough input receivers 208. These high level command signals, which are typically generated by a memory controller (not shown in Figure 13), are a clock enable signal CKE*, a clock signal CLK, a chip select signal CS*, a write enable signal WE*, a row address strobe signal RAS*, a column address strobe signal CAS*, and a data mask signal DQM, in which the "*" designates the signal as active low. The command decoder 204 generates a sequence of command signals responsive to the high level command signals to carry out the function (e.g., a read or a write) designated by each of the high level command signals. These command signals, and the manner in which they accomplish their respective functions, are conventional. Therefore, in the interest of brevity, a further explanation of these command signals will be omitted.

The SDRAM 200 includes an address register 212 that receives row addresses and column addresses through an address bus 214. The address bus 214 is generally coupled through input receivers 210 and then applied to a memory controller (not shown in Figure 13). A row address is generally first received by the address register 212 and applied to a row address multiplexer 218. The row address multiplexer 218 couples the row address to a number of components associated with either of two memory banks 220, 222 depending upon the state of a bank address bit forming part of the row address. Associated with each of the memory banks 220, 222 is a respective row address latch 226, which stores the row address, and a row decoder 228, which decodes the row

address and applies corresponding signals to one of the arrays 220 or 222. The row address multiplexer 218 also couples row addresses to the row address latches 226 for the purpose of refreshing the memory cells in the arrays 220, 222. The row addresses are generated for refresh purposes by a refresh counter 230, which is controlled by a refresh controller 232. The refresh controller 232 is, in turn, controlled by the command decoder 204.

and stored in one of the row address latches 226, a column address is applied to the address register 212. The address register 212 couples the column address to a column address latch 240. Depending on the operating mode of the SDRAM 200, the column address is either coupled through a burst counter 242 to a column address buffer 244, or to the burst counter 242 which applies a sequence of column addresses to the column address buffer 244 starting at the column address output by the address register 212. In either case, the column address buffer 244 applies a column address to a column decoder 248.

Data to be read from one of the arrays 220, 222 is coupled to the column circuitry 254, 255 for one of the arrays 220, 222, respectively. The data is then coupled through a data output register 256 and data output drivers 257 to a data bus 258. The data output drivers 257 apply the read data to the data bus 258 responsive to a read data strobe generated by the closed loop clock generator circuit 144, such as a delay-lock loop or a phase-lock loop, that uses an embodiment of a phase detector according to the present invention. The closed loop clock generator circuit 144 receives a periodic CLK_{REF} signal and generates a CLK_{OUT} signal, as explained above. The CLK_{OUT} signal is used as a read data strobe so that the read data are coupled to the data bus 258 in substantially in phase with the CLK_{REF} signal.

[060] Data to be written to one of the arrays 220, 222 are coupled from the data bus 258 through data input receivers 261 to a data input register 262. The write data are coupled to the column circuitry 254, 255 where they are transferred to one of the arrays 220, 222, respectively. A mask register 264 responds to a data mask DM signal to selectively alter the flow of data into and out of the

column circuitry 254, 255, such as by selectively masking data to be read from the arrays 220, 222.

[061] Figure 14 shows an embodiment of a computer system 300 that may use the SDRAM 200 or some other memory device that uses one of the embodiments of a closed loop clock generator circuit incorporating a phase detector of the type described above or some other embodiment of the invention. The computer system 300 includes a processor 302 for performing various computing functions, such as executing specific software to perform specific calculations or tasks. The processor 302 includes a processor bus 304 that normally includes an address bus, a control bus, and a data bus. In addition, the computer system 300 includes one or more input devices 314, such as a keyboard or a mouse, coupled to the processor 302 to allow an operator to interface with the computer system 300. Typically, the computer system 300 also includes one or more output devices 316 coupled to the processor 302, such output devices typically being a printer or a video terminal. One or more data storage devices 518 are also typically coupled to the processor 302 to store data or retrieve data from external storage media (not shown). Examples of typical storage devices 318 include hard and floppy disks, tape cassettes, and compact disk read-only memories (CD-ROMs). The processor 302 is also typically coupled to a cache memory 326, which is usually static random access memory ("SRAM") and to the SDRAM 200 through a memory controller 330. The memory controller 330 includes an address bus coupled to the address bus 214 (Figure 9) to couple row addresses and column addresses to the SDRAM 200. The memory controller 330 also includes a control bus that couples command signals to the control bus 206 of the SDRAM 200. The external data bus 258 of the SDRAM 200 is coupled to the data bus of the processor 302, either directly or through the memory controller 330.

[062] Although the present invention has been described with reference to the disclosed embodiments, persons skilled in the art will recognize that changes may be made in form and detail without departing from the spirit and scope of the invention.